2019-08-02 09:21:47 +02:00
|
|
|
#pragma once
|
|
|
|
|
2019-08-03 20:20:20 +02:00
|
|
|
#include "../clock.hpp"
|
2019-08-02 20:23:54 +02:00
|
|
|
|
|
|
|
#include <stdint.h>
|
|
|
|
|
2019-08-02 09:21:47 +02:00
|
|
|
#define FORCE_INLINE __attribute__((always_inline))
|
|
|
|
|
|
|
|
namespace uart {
|
|
|
|
|
|
|
|
enum class Mode {
|
|
|
|
ASYNCHRONOUS,
|
|
|
|
ASYNCHRONOUS_2X,
|
|
|
|
SYNCHRONOUS_MASTER,
|
|
|
|
SYNCHRONOUS_SLAVE,
|
|
|
|
SPI,
|
|
|
|
};
|
|
|
|
|
|
|
|
enum class Driven {
|
|
|
|
INTERRUPT,
|
|
|
|
BLOCKING,
|
|
|
|
};
|
|
|
|
|
|
|
|
namespace detail {
|
|
|
|
|
2019-08-10 14:12:10 +02:00
|
|
|
using reg_ptr_t = volatile uint8_t *;
|
|
|
|
|
|
|
|
template <uintptr_t Address>
|
|
|
|
static inline reg_ptr_t getRegPtr()
|
|
|
|
{
|
|
|
|
return reinterpret_cast<reg_ptr_t>(Address);
|
|
|
|
}
|
|
|
|
|
2019-08-05 20:05:59 +02:00
|
|
|
template <class Registers, typename CtrlFlagsA, typename CtrlFlagsB, typename CtrlFlagsC, class cfg, Driven driven,
|
|
|
|
Mode mode>
|
2019-08-02 09:21:47 +02:00
|
|
|
class Hardware {
|
|
|
|
public:
|
|
|
|
static void init() FORCE_INLINE
|
|
|
|
{
|
|
|
|
constexpr auto baudVal = calcBaud();
|
|
|
|
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::BAUD_REG_H_ADDR>() = static_cast<uint8_t>(baudVal >> 8);
|
|
|
|
*getRegPtr<Registers::BAUD_REG_L_ADDR>() = static_cast<uint8_t>(baudVal);
|
2019-08-02 09:21:47 +02:00
|
|
|
|
|
|
|
constexpr auto dataBitsVal = calcDataBits();
|
|
|
|
constexpr auto parityVal = calcParity();
|
|
|
|
constexpr auto stopBitsVal = calcStopBits();
|
|
|
|
constexpr auto modeVal = calcMode();
|
|
|
|
constexpr auto enableRx = calcRxState<true>();
|
|
|
|
constexpr auto enableTx = calcTxState<true>();
|
2019-08-02 12:08:16 +02:00
|
|
|
constexpr auto interruptVal = calcInterrupt();
|
2019-08-02 09:21:47 +02:00
|
|
|
|
2019-08-02 12:08:16 +02:00
|
|
|
constexpr uint8_t controlRegB = dataBitsVal.regBVal | enableRx | enableTx | interruptVal;
|
2019-08-02 09:21:47 +02:00
|
|
|
constexpr uint8_t controlRegC = dataBitsVal.regCVal | parityVal | stopBitsVal | modeVal;
|
|
|
|
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::CTRL_STAT_REG_B_ADDR>() = controlRegB;
|
|
|
|
*getRegPtr<Registers::CTRL_STAT_REG_C_ADDR>() = controlRegC;
|
2019-08-02 09:21:47 +02:00
|
|
|
}
|
|
|
|
|
2019-08-02 17:54:34 +02:00
|
|
|
static bool rxByteBlocking(typename cfg::data_t &byte) FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
if (*getRegPtr<Registers::CTRL_STAT_REG_A_ADDR>() & (1 << CtrlFlagsA::RECEIVE_COMPLETE)) {
|
|
|
|
byte = *getRegPtr<Registers::IO_REG_ADDR>();
|
2019-08-02 17:54:34 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-08-02 17:36:07 +02:00
|
|
|
static typename cfg::data_t rxByteInterrupt() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
return *getRegPtr<Registers::IO_REG_ADDR>();
|
2019-08-02 17:36:07 +02:00
|
|
|
}
|
|
|
|
|
2019-08-03 18:45:51 +02:00
|
|
|
static bool txEmpty() FORCE_INLINE
|
2019-08-03 17:52:28 +02:00
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
return *getRegPtr<Registers::CTRL_STAT_REG_A_ADDR>() & (1 << CtrlFlagsA::DATA_REG_EMPTY);
|
2019-08-03 18:45:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static bool txComplete() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
return *getRegPtr<Registers::CTRL_STAT_REG_A_ADDR>() & (1 << CtrlFlagsA::TRANSMIT_COMPLETE);
|
2019-08-03 18:45:51 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void clearTxComplete() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::CTRL_STAT_REG_A_ADDR>() |= (1 << CtrlFlagsA::TRANSMIT_COMPLETE);
|
2019-08-03 17:52:28 +02:00
|
|
|
}
|
|
|
|
|
2019-08-02 16:41:53 +02:00
|
|
|
static void txByteBlocking(const typename cfg::data_t &byte) FORCE_INLINE
|
2019-08-02 09:21:47 +02:00
|
|
|
{
|
2019-08-03 18:45:51 +02:00
|
|
|
while (!txEmpty())
|
2019-08-02 09:21:47 +02:00
|
|
|
;
|
|
|
|
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::IO_REG_ADDR>() = byte;
|
2019-08-02 09:21:47 +02:00
|
|
|
}
|
|
|
|
|
2019-08-02 16:41:53 +02:00
|
|
|
static void txByteInterrupt(volatile const typename cfg::data_t &byte) FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::IO_REG_ADDR>() = byte;
|
2019-08-02 16:41:53 +02:00
|
|
|
}
|
|
|
|
|
2019-08-02 18:20:06 +02:00
|
|
|
static bool peekBlocking() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
if (*getRegPtr<Registers::CTRL_STAT_REG_A_ADDR>() & (1 << CtrlFlagsA::RECEIVE_COMPLETE)) {
|
2019-08-02 18:20:06 +02:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2019-08-02 16:41:53 +02:00
|
|
|
static void enableDataRegEmptyInt() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::CTRL_STAT_REG_B_ADDR>() |= (1 << CtrlFlagsB::DATA_REG_EMPTY_INT_ENABLE);
|
2019-08-02 16:41:53 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void disableDataRegEmptyInt() FORCE_INLINE
|
|
|
|
{
|
2019-08-10 14:12:10 +02:00
|
|
|
*getRegPtr<Registers::CTRL_STAT_REG_B_ADDR>() &= ~(1 << CtrlFlagsB::DATA_REG_EMPTY_INT_ENABLE);
|
2019-08-02 16:41:53 +02:00
|
|
|
}
|
|
|
|
|
2019-08-02 09:21:47 +02:00
|
|
|
private:
|
|
|
|
struct DataBitsVal {
|
|
|
|
uint8_t regCVal = 0;
|
|
|
|
uint8_t regBVal = 0;
|
|
|
|
};
|
|
|
|
|
|
|
|
static constexpr auto calcBaud()
|
|
|
|
{
|
|
|
|
// The actual formula is (F_CPU / (16 * baudRate)) - 1, but this one has the advantage of rounding correctly
|
|
|
|
constexpr auto baudVal = (F_CPU + 8 * cfg::BAUD_RATE) / (16 * cfg::BAUD_RATE) - 1;
|
|
|
|
return baudVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
static constexpr auto calcDataBits()
|
|
|
|
{
|
|
|
|
DataBitsVal dataBitsVal;
|
|
|
|
|
|
|
|
switch (cfg::DATA_BITS) {
|
|
|
|
case DataBits::FIVE:
|
|
|
|
dataBitsVal.regCVal = 0;
|
|
|
|
break;
|
|
|
|
case DataBits::SIX:
|
|
|
|
dataBitsVal.regCVal = (1 << CtrlFlagsC::CHAR_SIZE_0);
|
|
|
|
break;
|
|
|
|
case DataBits::SEVEN:
|
|
|
|
dataBitsVal.regCVal = (1 << CtrlFlagsC::CHAR_SIZE_1);
|
|
|
|
break;
|
|
|
|
case DataBits::EIGHT:
|
|
|
|
dataBitsVal.regCVal = (1 << CtrlFlagsC::CHAR_SIZE_1) | (1 << CtrlFlagsC::CHAR_SIZE_0);
|
|
|
|
break;
|
|
|
|
case DataBits::NINE:
|
|
|
|
dataBitsVal.regCVal = (1 << CtrlFlagsC::CHAR_SIZE_1) | (1 << CtrlFlagsC::CHAR_SIZE_0);
|
|
|
|
dataBitsVal.regBVal = (1 << CtrlFlagsB::CHAR_SIZE_2);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return dataBitsVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
static constexpr auto calcParity()
|
|
|
|
{
|
|
|
|
uint8_t parityVal = 0;
|
|
|
|
|
|
|
|
if (cfg::PARITY == Parity::EVEN)
|
|
|
|
parityVal = (1 << CtrlFlagsC::PARITY_MODE_1);
|
|
|
|
else if (cfg::PARITY == Parity::ODD)
|
|
|
|
parityVal = (1 << CtrlFlagsC::PARITY_MODE_1) | (1 << CtrlFlagsC::PARITY_MODE_0);
|
|
|
|
|
|
|
|
return parityVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
static constexpr auto calcStopBits()
|
|
|
|
{
|
|
|
|
uint8_t stopBitsVal = 0;
|
|
|
|
|
|
|
|
if (cfg::STOP_BITS == StopBits::TWO)
|
|
|
|
stopBitsVal = (1 << CtrlFlagsC::STOP_BIT_SEL);
|
|
|
|
|
|
|
|
return stopBitsVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
static constexpr auto calcMode()
|
|
|
|
{
|
|
|
|
static_assert(mode != Mode::SPI, "SPI mode can not be used with uart");
|
|
|
|
|
|
|
|
uint8_t modeVal = 0;
|
|
|
|
|
|
|
|
if (mode == Mode::SYNCHRONOUS_MASTER || mode == Mode::SYNCHRONOUS_SLAVE) {
|
|
|
|
modeVal = (1 << CtrlFlagsC::MODE_SEL_0);
|
|
|
|
}
|
|
|
|
|
|
|
|
return modeVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
template <bool enable>
|
|
|
|
static constexpr auto calcRxState()
|
|
|
|
{
|
|
|
|
uint8_t enableVal = 0;
|
|
|
|
|
|
|
|
if (enable)
|
|
|
|
enableVal = (1 << CtrlFlagsB::RX_ENABLE);
|
|
|
|
|
|
|
|
return enableVal;
|
|
|
|
}
|
|
|
|
|
|
|
|
template <bool enable>
|
|
|
|
static constexpr auto calcTxState()
|
|
|
|
{
|
|
|
|
uint8_t enableVal = 0;
|
|
|
|
|
|
|
|
if (enable)
|
|
|
|
enableVal = (1 << CtrlFlagsB::TX_ENABLE);
|
|
|
|
|
|
|
|
return enableVal;
|
|
|
|
}
|
2019-08-02 12:08:16 +02:00
|
|
|
|
|
|
|
static constexpr auto calcInterrupt()
|
|
|
|
{
|
|
|
|
uint8_t interruptVal = 0;
|
|
|
|
|
|
|
|
if (driven == Driven::INTERRUPT)
|
2019-08-14 18:58:21 +02:00
|
|
|
interruptVal = (1 << CtrlFlagsB::RX_INT_ENABLE);
|
2019-08-02 12:08:16 +02:00
|
|
|
|
|
|
|
return interruptVal;
|
|
|
|
}
|
2019-08-02 09:21:47 +02:00
|
|
|
};
|
|
|
|
|
2019-08-02 17:13:53 +02:00
|
|
|
template <typename data_t, uint8_t Size>
|
|
|
|
struct RingBuffer {
|
|
|
|
uint8_t head;
|
|
|
|
uint8_t tail;
|
|
|
|
data_t buf[Size];
|
|
|
|
};
|
|
|
|
|
2019-08-02 09:21:47 +02:00
|
|
|
} // namespace detail
|
|
|
|
|
|
|
|
} // namespace uart
|
|
|
|
|
|
|
|
#undef FORCE_INLINE
|