|
|
9f9f7a8de5
|
Added flushing of transmit buffer
|
2019-08-03 17:52:28 +02:00 |
|
|
|
2cd4069654
|
Moved interrupt vectors to their own translation unit to solve redefinition error
|
2019-08-02 20:29:04 +02:00 |
|
|
|
33c3cedb1e
|
Fixed missing headers
|
2019-08-02 20:23:54 +02:00 |
|
|
|
a3d76a138d
|
Implemented peeking with and without data for interrupt and blocking mode
|
2019-08-02 18:20:06 +02:00 |
|
|
|
95963295e2
|
Implemented blocking rx
|
2019-08-02 17:54:34 +02:00 |
|
|
|
0bfd303a26
|
Removed unneeded tx complete interrupt
|
2019-08-02 17:41:14 +02:00 |
|
|
|
efe1446907
|
Implemented interrupt driven rx for uart1
|
2019-08-02 17:36:07 +02:00 |
|
|
|
b90da9bd9c
|
Moved ring buffer to it's own struct
|
2019-08-02 17:13:53 +02:00 |
|
|
|
51a9d30c0a
|
Implemented interrupt driven tx
|
2019-08-02 16:41:53 +02:00 |
|
|
|
5d6bc4761c
|
Changed interrupt order to match vector numbers
|
2019-08-02 15:46:07 +02:00 |
|
|
|
3aeb43ee1e
|
Added basic structure to support interrupt driven operation
|
2019-08-02 12:18:35 +02:00 |
|
|
|
a13a1ca9ab
|
Fixed header includes
|
2019-08-02 12:18:35 +02:00 |
|
|
|
bdf4bd169e
|
Moved hardware abstraction to separate header
|
2019-08-02 12:18:35 +02:00 |
|
|
|
f0a3cd6da8
|
Improved formatting
|
2019-07-30 21:51:13 +02:00 |
|
|
|
6861b8f5d1
|
Added force inline to reduce code size
|
2019-07-30 21:48:00 +02:00 |
|
|
|
aac73447b3
|
Implemented hardware abstraction that both hardware0 and hardware1 can use
|
2019-07-30 21:43:52 +02:00 |
|
|
|
f9c34b09ba
|
Added basic layout for new library implementation
|
2019-07-27 18:55:17 +02:00 |
|
