bootloader

0 Fork 0

T

BlackMarkandClaude Opus 5.5 aafaf25a47 tsb: one spelling of the clock and the baud, and the asm's bits by name

The tricks and asm tiers spelled 16_MHz three times each and now name it once;
the policy tier's lean bring-up solves the baud from the link config the
serial unit is declared with instead of restating 115200 8N1. The asm tier's
immediates - RXEN0, RXC0's bit, SPMEN, PGWRT|SPMEN and the three UART
addresses - are operands read from the chip database rather than numbers with
comments beside them, so avr/io.h is left for SPMCSR's I/O address alone; pure
and tricks drop an include nothing used. Headers that described the code as it
was are corrected (pure's "only attribute", the policy tier's history), the
rule references leave the comments, and locals are const auto.

All four images are byte-identical to before, in both modes for tsb_asm.

Co-Authored-By: Claude Opus 5.5 <noreply@anthropic.com>

2026-10-23 21:41:55 +02:00

.vscode

deps: the libavr pin advances, and a toolchain path stops being committed

2026-09-03 02:39:43 +02:00

ide

pureboot moves to its own repo

2026-08-23 06:05:45 +02:00

libavr @ 93d8b0e491

deps: the pin advances to the identity check that reads its own sibling

2026-09-03 08:24:00 +02:00

oracle

fix: the four tiers stop describing features they do not have, and three gates start failing