avr/bootloader
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Commit Graph

  • cbb3c58300 test: the format and ASCII rules stop being a habit here too main BlackMark 2026-08-12 23:20:36 +02:00
  • c4b7769f84 build: the libavr pin advances to the sweep's own record BlackMark 2026-08-12 17:02:53 +02:00
  • 735ffab7dc fix: the four tiers stop describing features they do not have, and three gates start failing BlackMark 2026-08-12 16:41:50 +02:00
  • be78f38f3f build: the libavr pin advances past the audit sweep, and two gates start meaning something BlackMark 2026-08-12 15:05:07 +02:00
  • d3d8d07905 editor: clangd and cmake work from a committed vscode workspace BlackMark 2026-08-09 16:49:01 +02:00
  • b4243a89a3 docs: the one-wire section's sizes catch up with v9 BlackMark 2026-08-09 16:35:55 +02:00
  • e4390d2ba8 build: the libavr pin advances past phase 6, at byte parity everywhere BlackMark 2026-08-09 11:43:44 +02:00
  • db37f4b410 Change C++ standard to C++20 and toolchain to 10.0.1 stk500v2-library-wip BlackMark 2026-08-05 22:05:30 +02:00
  • 820a2d1aba Update uart submodule to expose baud rate BlackMark 2026-08-05 22:03:22 +02:00
  • 9b54969e02 Add interface test for stk500v2 library callbacks BlackMark 2026-08-05 21:54:32 +02:00
  • be1a88f4ab Add unfinished extraction of stk500v2 protocol into library BlackMark 2026-08-05 21:44:47 +02:00
  • 0cb83ff36f build: the libavr pin advances past the consumer-report fixes BlackMark 2026-08-01 23:18:55 +02:00
  • 8aa1721709 README: which slot the 510 bytes belong to, and the way in without a reset BlackMark 2026-08-01 23:12:34 +02:00
  • 2655d058f4 pbhw: an absent probe is not a destroyed loader BlackMark 2026-08-01 20:25:47 +02:00
  • e9c3897d4f build: the libavr pin advances to the v9 era BlackMark 2026-08-01 18:48:31 +02:00
  • 546b1589a3 pureboot v9: seal every command, and stop guarding what the seal covers BlackMark 2026-08-01 18:38:41 +02:00
  • eb213e1025 one-wire: a lost echo and a dead line are not the same report v8 BlackMark 2026-07-31 18:32:18 +02:00
  • 3e4bfbaf48 pbhw: the marker check assumed a board whose port-open is not a reset BlackMark 2026-07-31 17:12:08 +02:00
  • 579ca81b27 one-wire: the knock's lost byte is the wiring, and the diagnosis was unreachable BlackMark 2026-07-31 16:29:17 +02:00
  • 5d520a1ff9 pbhw: --one-wire never reached the suite's own sessions BlackMark 2026-07-31 13:25:46 +02:00
  • f71d76a815 pureboot v8: one-wire on every backend BlackMark 2026-07-31 02:32:11 +02:00
  • 47419400f6 build: the pin advances over the one-wire serial feature BlackMark 2026-07-31 02:31:55 +02:00
  • bad8b6b43e build: the pin advances over the bounded calibration v7 BlackMark 2026-07-30 22:49:55 +02:00
  • 5d1b4497d4 build: the libavr pin advances over the drain and delay contracts BlackMark 2026-07-30 17:31:22 +02:00
  • a743ea64a3 tool: a size collision across build trees is an error, not a coin toss BlackMark 2026-07-30 16:32:35 +02:00
  • aa66cfccff pureboot: the poll-cost lookup rides the baud parameter BlackMark 2026-07-30 16:13:44 +02:00
  • 459d463283 pureboot: the classic megas' idle poll is a bit-skip — 7 cycles, and their stock window goes wide BlackMark 2026-07-30 16:11:34 +02:00
  • 8e7cc86fb3 pureboot: the activation window gets a behavioral gate, and honest per-poll constants under it BlackMark 2026-07-30 16:05:42 +02:00
  • c8ac61779e tool: survive our own leftovers — drain the fresh port, shorten the identity read BlackMark 2026-07-30 16:05:16 +02:00
  • 4362886c39 build: the libavr pin advances over the trait projection BlackMark 2026-07-29 20:08:10 +02:00
  • 0513d07e87 build: the libavr pin advances to current main BlackMark 2026-07-29 07:24:10 +02:00
  • d4ab28aa17 build: the libavr pin advances to current main BlackMark 2026-07-29 06:48:37 +02:00
  • b60f182105 review: the port's findings — the version map speaks v7, costs told true BlackMark 2026-07-28 18:44:32 +02:00
  • 5bc35a9733 build: the libavr pin advances over the instance traits BlackMark 2026-07-28 17:18:07 +02:00
  • 8f6319c068 pureboot 7: the same features in fewer words on every chip BlackMark 2026-07-28 17:02:38 +02:00
  • a3ea099105 pureboot: the detail reaches become the library's own API v6 BlackMark 2026-07-28 16:12:35 +02:00
  • c535c4756c pureboot: the activation countdown in the narrowest type that holds it BlackMark 2026-07-28 14:47:29 +02:00
  • 321ff8a4ee test: the device runners speak the C++ the rest of the repo does BlackMark 2026-07-28 13:58:49 +02:00
  • 531ae6c8dc build: the libavr pin advances over the audit rounds BlackMark 2026-07-28 10:52:05 +02:00
  • b3f41caf6e audit: round three on the port — the hardware scan check fails soft BlackMark 2026-07-28 10:31:32 +02:00
  • 7716e1e291 audit: the port's pass — the scan that could not walk, and the drift a generator ends BlackMark 2026-07-28 10:12:17 +02:00
  • 1b18f10f4e docs: the OSCCAL axis, --scan, and the RC-oscillator deployment risk BlackMark 2026-07-28 01:03:15 +02:00
  • 52c4cdab32 pureboot.py: --scan walks a silent loader's rate; --info decodes the clock BlackMark 2026-07-28 01:01:35 +02:00
  • 69f089e53a pureboot 6: a build-time OSCCAL trim, applied ahead of every reset path BlackMark 2026-07-28 00:53:14 +02:00
  • fe0d9f8790 build: the submodule is how libavr arrives; the era already carries it v5 BlackMark 2026-07-28 00:28:49 +02:00
  • 3ce817ea03 ide: the Atmel Studio solution master has, on the libavr port BlackMark 2026-07-27 22:11:28 +02:00
  • af0dd15a77 tsb: the policy floor, measured and kept BlackMark 2026-07-27 18:57:13 +02:00
  • a54075e526 test: the device runner refuses an image that runs past flash end BlackMark 2026-07-27 18:57:13 +02:00
  • aec430c2e1 docs: name the two data-space regions a poke cannot survive BlackMark 2026-07-27 16:47:16 +02:00
  • 9a8a5b0082 tools: measure the images, and hold the README to what is built BlackMark 2026-07-27 16:44:34 +02:00
  • 7702c6b700 test: gate autobaud's logic floor, and say what an RC oscillator costs BlackMark 2026-07-27 16:44:21 +02:00
  • 77dd45aeca pureboot.py: an update follows the staging copy onto its own link BlackMark 2026-07-27 16:31:27 +02:00
  • 433bec3e58 tools: a hardware harness, so a board can be proven and not just a protocol BlackMark 2026-07-27 16:05:45 +02:00
  • e89000f73e pureboot: the pin axis, and the mute it was hiding BlackMark 2026-07-24 22:08:56 +02:00
  • b0737f7cc0 test: move the handshake regression in beside the rest BlackMark 2026-07-24 18:22:19 +02:00
  • 07f93caba8 pureboot: take the running slot from avr::startup::caller_page BlackMark 2026-07-24 17:57:47 +02:00
  • 45f10f843a pureboot: release a USART left enabled on the software link's pins BlackMark 2026-07-24 17:22:48 +02:00
  • 34b47048ca pureboot.py: bump the tool version to 5 BlackMark 2026-07-24 17:11:03 +02:00
  • 392035923f pureboot.py: bound the activation drain against a flooding target BlackMark 2026-07-24 17:10:40 +02:00
  • f98ed406b8 pureboot 5: one command pair for every memory, and a clock-free backend autobaud BlackMark 2026-07-24 15:50:48 +02:00
  • a4da885e36 pureboot: the unified autobaud loader, and the hang that settled the decision v4 BlackMark 2026-07-24 00:48:54 +02:00
  • 335e494a31 pureboot: autobaud host support and simavr end-to-end for both variants BlackMark 2026-07-23 22:45:22 +02:00
  • 799709efcf pureboot: autobaud variant, two versions for review BlackMark 2026-07-23 22:15:38 +02:00
  • 7ae80087b3 docs: the watchdog-lockout and EEPROM-wrap gotchas BlackMark 2026-07-23 02:01:33 +02:00
  • b477f53ca5 pureboot: the info block reads as a table, one wire byte per line BlackMark 2026-07-23 01:19:09 +02:00
  • 84d3f679c2 style: clang-format the W-fix line BlackMark 2026-07-23 01:13:51 +02:00
  • b5020a1e20 pureboot 4: the loader carries its fixes' identity BlackMark 2026-07-23 01:09:38 +02:00
  • 1dbf0089d6 pureboot: the info block is what proves a knock landed v3 BlackMark 2026-07-22 23:49:37 +02:00
  • 39dfe40dbf pureboot: W addresses a page, not a word in it BlackMark 2026-07-22 23:43:41 +02:00
  • 8470ce3da0 test: the exhaustive clock x baud x backend size matrix BlackMark 2026-07-22 23:32:28 +02:00
  • d634741015 pureboot 3: a 512-byte slot on every chip, the 1284s included BlackMark 2026-07-22 19:02:59 +02:00
  • ab842c8d99 pureboot: a version number for the loader, not for the protocol v2 BlackMark 2026-07-22 17:19:27 +02:00
  • a58b59c60f docs: correct the size figures for the configured variants v1 BlackMark 2026-07-22 17:08:24 +02:00
  • ceacb61ba1 pureboot: no SPM buffer discard, the host repairs instead BlackMark 2026-07-22 16:29:27 +02:00
  • dd7490a3df build: generated presets and a check entry point BlackMark 2026-07-21 23:42:57 +02:00
  • bc24b63e65 host: one fact per line, progress bars, --verbose BlackMark 2026-07-21 23:42:57 +02:00
  • 332b244ac3 pureboot: every deployment axis is a build parameter BlackMark 2026-07-21 23:42:57 +02:00
  • 61b687120c pureboot: a loader in the staging slot is the staging copy — leave it there BlackMark 2026-07-21 21:55:15 +02:00
  • ef58d5d363 pureboot: artifact roles, wrong-chip refusal, and misplaced-loader re-homing BlackMark 2026-07-21 21:18:10 +02:00
  • 03bb1f56cf pureboot: every libavr chip — 37 loaders, the m48 class, the 644 geometry BlackMark 2026-07-21 18:53:04 +02:00
  • 6a5e313530 pureboot: correct the 1284P deployment profiles in the README BlackMark 2026-07-21 16:48:46 +02:00
  • a28fccf475 pureboot: the 1284P rides a 1 KiB slot — its own boot-sector minimum BlackMark 2026-07-21 13:54:40 +02:00
  • 92503fbb2d pureboot: the classic megas and the word-addressed 1284P groundwork BlackMark 2026-07-21 12:00:19 +02:00
  • 8ba023ed6b pureboot: take the device signature from the chip database BlackMark 2026-07-20 23:30:17 +02:00
  • 443fd39d31 build: emit a raw .bin beside the HEX for every loader image BlackMark 2026-07-20 23:17:59 +02:00
  • 08a0d77109 pureboot: take the emitted loader HEX for --update-loader BlackMark 2026-07-20 22:46:50 +02:00
  • 260ab2e4e3 pureboot: drive the serial port on Windows too BlackMark 2026-07-20 22:46:14 +02:00
  • e4aaf5bc62 build: emit an Intel-HEX beside every loader image BlackMark 2026-07-20 21:57:26 +02:00
  • 653602058a pureboot: PI lint, tightened gates, and the self-update test suite BlackMark 2026-07-20 19:37:57 +02:00
  • 57d1c009cc pureboot: one position-independent binary — its own staging loader BlackMark 2026-07-20 19:37:43 +02:00
  • 06bb06d994 pureboot: harden the sim device runner BlackMark 2026-07-20 19:37:10 +02:00
  • 9a9a7ef0e8 pureboot: review-pass fixes to the host tool and device runner BlackMark 2026-07-20 10:45:19 +02:00
  • 4acf358dda pureboot: gitignore python bytecode cache BlackMark 2026-07-20 10:43:56 +02:00
  • 11c10f986d pureboot: stop tracking the python bytecode cache BlackMark 2026-07-20 10:43:36 +02:00
  • f587f0a26e pureboot: host tool and end-to-end protocol tests, all three chips BlackMark 2026-07-20 05:54:15 +02:00
  • 27c768a102 pureboot: the device — one pure C++ source, 512 bytes, every chip BlackMark 2026-07-20 05:33:28 +02:00
  • d989b5b8cd tsb: third size pass — restructure to the oracle's shape BlackMark 2026-07-20 01:00:27 +02:00
  • 314e422b19 tsb: beat the first-pass size floors (tricks 666, pure 842) BlackMark 2026-07-19 20:15:49 +02:00
  • 3e0717ef06 tsb: drive each tier to its size floor BlackMark 2026-07-19 18:47:38 +02:00
  • 812be910c1 tsb: document the three tiers at full parity in the build file BlackMark 2026-07-19 16:50:18 +02:00